EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	199	703/2.ccls. and @pd>"20070601"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2007/11/26 18:41

11/26/2007 7:03:57 PM

.

P

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S11	602	hdl and \$7.v and @ad<"20011201"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2007/11/26 13:47
S12	59	hdl and (parameter adj file) and @ad<"20011201"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2007/11/26 14:11
S13	. 14	hdl and (define adj file) and @ad<"20011201"	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2007/11/26 14:25

11/26/2007 6:40:41 PM

.

Page 1

R. Salar

一種人

Cooole	<u>Web</u>	Images	Video	News	Maps	more »		Ad
Scholar O BETA	hdl pa	arameter f	ile			1990	- 2001	Search Sc Sc

Scholar All articles - Recent articles Results 1 - 10 of about 1,180 for hdl parameter file. (0.16 seco

All Results <u>K Hayes</u> <u>P Ridker</u> <u>D Wingard</u> <u>G Redden</u>	Method and apparatus for efficiently implementing complex function blocks in integrated circuit all 3 versions » KA Dockser, GE Ehmann US Patent 5,963,454, 1999 - Google Patents As such, the parameter file includes information used to define global parameters for the HDL template with which the parameter file is associated Cited by 15 - Related Articles - Web Search
<u>W Ela</u>	Functional verification methodology for the PowerPC 604 microprocessor - all 3 versions » J Monaco, D Holloway, R Raina - Proceedings of the 33rd annual conference on Design,
	 1996 - portal.acm.org hardware design modeling language (HDL) now entrenched verification engineer specified
	a file containing one These biasing parameter files were referred to as Cited by 42 - Related Articles - Web Search
	Hardware/software co-simulation in a VHDL-based test bench approach - all
. ·	12 versions » M Bauer, W Ecker - Proc. of the Design Automation Conference, 1997 - doi.ieeecomputersociety.org VHDL design units, which we call in this case applications, relate techniques are also supported eg by a file name associated as a parameter with an Cited by 18 - Polated Articles - Web Search
· .	Cited by 18 - Related Articles - Web Search
	Method and apparatus for generating optimized functional macros - all 2 versions »
	GR Goslin, BC Thielges, SH Kelem - US Patent 6,120,549, 2000 - Google Patents for From elaborated VHDL module 404 symbol file 408 is parameter A of 10 and a value for parameter B of 10. Area also generated <u>Cited by 11</u> - <u>Related Articles</u> - <u>Web Search</u>
	VHDL & Verilog Compared & Contrasted-Plus Modeled Example Written in VHDL, Verilog and C all 13 versions » DJ Smith - Proc. 33rd Design Automation Conf, 1996 - doi.ieeecomputersociety.org be placed in a separate system file and included to parameterize models by overloading parameter constants, there is to the high-level VHDL modeling statements Cited by 26 - Related Articles - Web Search
	Surface complexation models: An evaluation of model parameter estimation using FITEQL and oxide all 2 versions » KF Hayes, G Redden, W Ela, JO Leckie - Journal of Colloid and Interface Science, 1991 -

deepblue.lib.umich.edu

... URL to cite or link to this item: http://hdl.handle.net ... A method is suggested for choosing a unique set of **parameter** values for ... File, Description, Size, Format, ... Cited by 98 - Related Articles - Cached - Web Search

Self-Test Methodology for At-Speed Test of Crosstalk in Chip Interconnects -

!

A Brook and

ŗ

i

Results for	sults "((hdl <and>parameter fil</and>	e)) <and></and>		ROWSE SEARCH > pyr <= 2001)''						
	h matched 3 of 1690033 do n of 250 results are display			elevance in Descending ord	der.					
New [Beta] Application Notes POWERED BY GLOGALSPEC		((hd	Modify Search ((hdl <and>parameter file)) <and> (pyr >= 1913 <and> pyr <= 2001)</and></and></and>							
			Check to search only within this results set Display Format: Citation C Citation & Abstract							
View Sessi										
New Searc	<u>h</u> .		IEEE/IET	Books	Educational Courses A					
		Inte	ractive online conter	nt developed from IEEE con	ference tutorials.					
» Key	Indicates full text access	+ vie	ew selected items	Select All Deselect A	<u>. II</u>					
IEEE JNL	IEEE Journal or Magazine			rpose simulation environn Palnitkar, A.;	nent for HDL based verification					
IET JNL	IET Journal or Magazine		Verilog HDL (Verilog HDL Conference, 1997, IEEE International 31 March-2 April 1997 Page(s):14 - 21						
IEEE CNF	IEEE Conference Proceeding			: Identifier 10.1109/IVC.1997	.588527					
IET CNF	IET Conference Proceeding		<u>Abstract</u> Full Rights and Pe	I Text: <u>PDF(</u> 788 KB) IEEE ermissions	CNF					
IEEE STD	IEEE Standard		Xiaoliang Bai Design Auton	thodology for at-speed test; ; Dey, S.; Rajski, J.; nation Conference, 2000. Pre 00 Page(s):619 - 624	t of crosstalk in chip interconnect oceedings 2000. 37th					
			<u>Abstract</u> Full <u>Rights and Pe</u>	I Text: <u>PDF(632 KB)</u> IEEE ermissions	CNF					
			Sait, S.M.; Be <u>Circuits and E</u> Volume 11, <u>1</u>	SICs with UAHPL enten, M.S.T.; Khan, A.M.T.; <u>Devices Magazine, IEEE</u> <u>ssue 2</u> , March 1995 Page(s i Identifier 10.1109/101.3660	:):14 - 24					
				I Text: PDF(972 KB) IEEE	JNL					
			Rights and Pe	ermissions						
			Rights and Pe	<u>ermissions</u>						